

FIG. 1A




FIG. 10B




FIG. 2

FIG. 3




FIG. 3

FIG. 4




FIG. 5A

09938104-08301




FIG. 5B




FIG. 6A

610

611 MAIN OP	612 SUB OP
MULT	NOP
ADD	MIN/MAX
MIN/MAX	ADD
NOP	MULT

FIG. 6B

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op	1	Pred	PL	Sst	Syt	Rnd	S*	S*	S*	0	SA	DA	abs	0	0														
da = +/- sx*sy							Nop	0			0	0																											
da = +/- (sx*sy) + sa							Add	0			0	1											Li																
da = +/- (sx*sa) + sy							Add	0			1	0											Li																
da = +/- (sx*sy) - sa							Sub	0			1	1											Li																
da = +/- (sx*sa) - sy							Sub	1			0	0											Li																
da = max(+/- sx*sy, sa)							Min	1			0	1											Gx																
da = max(+/- sx*sa, sy)							Min	1			1	0											Gx																
da = max(+/- sx*sy, sa)							Max	1			1	1											Gx																

FIG.

FIG. 6C

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20		
1	0	0	PS	S*	SX					SY					V/S	SA	DA	0	1	0	Add
																	1	0	0	Sub	
																	1	1	0	Min	

$da = +/- (mx * sa) + my$   
 $da = +/- (mx * sa) - my$   
 $da = \min(+/- mx * sa, my)$

FIG. 6D

20-bit ISA

39	19
0	0
0	1
1	0
1	1

Control # Control  
Control # Control  
DSP, extensions/Shadow  
DSP # DSP

20-bit parallel  
20-bit serial  
40-bit extended  
20-bit serial

DSP Instructions

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Multiply	1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op								
	$da = sx * sy$											0	0	0	Nop				
	$da = (sx * sy) + sa$											0	0	1	Add				
	$da = (sx * sa) + sy$											0	1	0	Add				
	$da = (sx * sy) - sa$											0	1	1	Sub				
	$da = (sx * sa) - sy$											1	0	0	Sub				
	$da = min(sx * sy, sa)$											1	0	1	Min				
	$da = min(sx * sa, sy)$											1	1	0	Min				
	$da = max(sx * sy, sa)$											1	1	1	Max				
	$da = max(sx * sa, sy)$											1	1	1	Max				
Add	1	0	1	PS	+/-	SX	SY	V/S	SA	DA	Sub-op								
	$da = sx + sy$											0	0	0	Nop				
	$da = sx + sy + sa$											0	0	1	Add				
	$da = sx + sy, sa = sx - sy$											0	1	0	AddSub				
	$da = (sx + sy) * sa$											0	1	1	Mul				
	$da = -(sx + sy) * sa$											1	0	0	MulIn				
	$da = min(sx + sy, sa)$											1	0	1	Min				
	$da = max(sx + sy, sa)$											1	1	0	Max				
	$da = sum(sa)$											1	1	1	CombAdd				
	$da = sum(sy)$											1	1	1	CombAdd				
Extremum	1	1	0	PS	X/N	SX	SY	V/S	SA	DA	Sub-op								
	$da = ext(sx, sy)$											0	0	0	Nop				
	$da = ext(sx, sy, sa)$											0	0	1	Ext				
	$da = ext(sx, sa) * sy$											0	1	0	Mul				
	$da = -ext(sx, sa) * sy$											0	1	1	MulIn				
	$da = ext(sx, sa) + sy$											1	0	0	Add				
	$da = ext(sx, sa) - sy$											1	0	1	Sub				
	$ext(sa, da) ? 1 : sx, (r = sy, lcs = lc)$											1	1	0	amax				
												1	1	1	amax				
	Type-match Permute	1	1	0	PS	0	SX	SY	Type	x	x	x	Sub-op						
											1	1	1	1	1	1	Permute		
											1	1	0	PS	1	1	1	Permute	
											1	1	1	PS	x	SA	DA	V/S	
											1	1	1	PS	x	SA	DA	V/S	
											1	1	1	PS	x	SA	DA	V/S	
											1	1	1	PS	x	SA	DA	V/S	
											1	1	1	PS	x	SA	DA	V/S	
											1	1	1	PS	x	SA	DA	V/S	
											1	1	1	PS	x	SA	DA	V/S	
Type-match Permute	1	1	0	PS	0	SX	SY	Type	x	x	x	Sub-op							
												1	1	1	1	1	1	Permute	
												1	1	0	PS	1	1	1	Permute
												1	1	1	PS	x	SA	DA	V/S
												1	1	1	PS	x	SA	DA	V/S
												1	1	1	PS	x	SA	DA	V/S
												1	1	1	PS	x	SA	DA	V/S
												1	1	1	PS	x	SA	DA	V/S
												1	1	1	PS	x	SA	DA	V/S
												1	1	1	PS	x	SA	DA	V/S

Control and specifier Extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Mul	0	Pred	PL	Sxt	Syl	Rnd	LL	LL	Gx	S*	S*	S*	SA	DA	abs	0	0
										Addr/Sub min/max							

Add	0	Pred	PL	Sxt	Syl	Li	Sub-ext	+/-	+/-	+/-	x	x	V/S	Rnd	Fp	Fp	Ir-ctl	Gx	Fp
										Nop (uadd) Mul/MulN Min/Max									

Ext	0	Pred	PL	Sxt	Syl	Ir-ctl	Gx	Sub-ext	Li	Fp	Fp	Li	Fp	Rnd	V/S
										Addr/Sub Min					

0	Pred	PL	Sxt	Pc-ctl	0	ereg	Pc-ctl	0	0
---	------	----	-----	--------	---	------	--------	---	---

Type/offset/permute extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

0	Pred	PL	x	Type: SX	Type: SY	0	SA	DA	x	0	1
0	Pred	PL	Per	Permute: SX	Permute: SY	0	SA	DA	Per	1	0
0	Pred	IR	IR	Offset: SX	Offset: SY	0	SA	DA	IR	1	1

Type override  
permute override  
Offset override

Shadow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

0	Op	PL	op	ereg	ereg	1	SA	DA	Sub-op
---	----	----	----	------	------	---	----	----	--------

FIG. 6 E

Control Instructions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
add,sub	L	Pred	0	0	0	0		RX				RY				RZ				*4,0
max,min	L	Pred	0	0	0	0		RX				RY				RZ				X/N 1
Shift	L	Pred	0	0	0	0		RX				UI4				RZ				UI1 R/L
Logic	L	Pred	0	0	0	0		RX				RY				RZ				4, &1
Mux	L	Pred	0	0	0	0		RX				RY				RZ				Pd 0
mov	L	Pred	0	0	0	0		RX				RY				RZ				
addi	L	Pred	0	0	0	0		RX				RY				RZ				
mov2arg	L	Pred	0	0	0	0		RX				RY				RZ				
Ldm	L	Pred	0	0	0	0		RX				RY				RZ				
stbit	L	Pred	0	0	0	0		RX				RY				RZ				
lbit	L	Pred	0	0	0	0		RX				RY				RZ				
setbit	L	Pred	0	0	0	0		RX				RY				RZ				
movt	L	Pred	0	0	0	0		RX				RY				RZ				
jmp	L	Pred	0	0	0	0		RX				RY				RZ				
call	L	Pred	0	0	0	0		RX				RY				RZ				
loop	L	Pred	0	0	0	0		RX				RY				RZ				
jmp1	L	Pred	0	0	0	0		RX				RY				RZ				
call1	L	Pred	0	0	0	0		RX				RY				RZ				
loop1	L	Pred	0	0	0	0		RX				RY				RZ				
test	L	Pred	0	0	0	0		RX				RY				RZ				
testbit	L	Pred	0	0	0	0		RX				RY				RZ				
andp,orp	L	Pred	0	0	0	0		RX				RY				RZ				
load	L	Pred	0	0	0	0		RX				RY				RZ				
store	L	Pred	0	0	0	0		RX				RY				RZ				
store	L	Pred	0	0	0	0		RX				RY				RZ				
extended	L	Pred	0	0	0	0		RX				RY				RZ				
logic2	L	Pred	0	0	0	0		RX				RY				RZ				
movarg	L	Pred	0	0	0	0		RX				RY				RZ				
crb	L	Pred	0	0	0	0		RX				RY				RZ				
parity	L	Pred	0	0	0	0		RX				RY				RZ				
sim	L	Pred	0	0	0	0		RX				RY				RZ				
abs	L	Pred	0	0	0	0		RX				RY				RZ				
neg	L	Pred	0	0	0	0		RX				RY				RZ				
inv,step	L	Pred	0	0	0	0		RX				RY				RZ				
4 Sel	L	Pred	0	0	0	0		RX				RY				RZ				
Return	L	Pred	0	0	0	0		RX				RY				RZ				
Zero-ac	L	Pred	0	0	0	0		RX				RY				RZ				
4 Sync	L	Pred	0	0	0	0		RX				RY				RZ				
Swi	L	Pred	0	0	0	0		RX				RY				RZ				
Nop	L	Pred	0	0	0	0		RX				RY				RZ				

<Blit, Blit9-8> == UI5 (Shift Amount)

<Blit, Blit13-10> == UI5 :POS

FIG. 6 F



[illegible]

8/15/13 continuation of Inner LC

**and, or, andor, orand: pz = (px relop py) relop pv)**

FIG. 6C

MAC:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	Pred				opcode				SX				SY				PL				Subop				Rnd				V/S				S*				Control			
1-40-bit																																								
2-20 bit																																								
2-20 bit																																								
res																																								

MUL-HOP  
MUL-ADD  
MUL-EXT  
MUL-MUL

ARITH:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	Pred				opcode				SX				SY				DZ																							

EXT:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	Pred				opcode				SX				SY				DZ																							

LOGIC:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	Pred				opcode				SX				SY				DZ																							

SHIFT:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	Pred				opcode				SX				DZ																											

Immediate:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	Pred				opcode				SX				DZ																											

Test:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	Pred				opcode				SX				DZ																											

Branch:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9
-------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---






FIG. 7




FIG. 8  
(PRIOR ART)





FIG. 9  
(PRIOR ART)








FIG. 11










FIG. 14A

# VxTel Voice Activity Detection Algorithm




FIG. 14B

# FFT Processing of Input Speech for VAD 1451




FIG. 14C

# Zero Crossing Detector 1452




FIG. 14D

# Noise Detection in VAD 145.




FIG. 14E

# Energy Discriminator 1454




FIG. 14F

# Instantaneous Energy Discriminator

1455




FIG. 14G



413

Core 2  
Registers I/O Space




202A  
204A  
202B  
204B

Core Processors  
Program and Data Memory

202  
204  
206  
208  
210  
212  
214  
216  
218  
220  
222  
224  
226  
228  
230  
232  
234  
236  
238  
240  
242  
244  
246  
248  
250  
252  
254  
256  
258  
260  
262  
264  
266  
268  
270  
272  
274  
276  
278  
280  
282  
284  
286  
288  
290  
292  
294  
296  
298  
300  
302  
304  
306  
308  
310  
312  
314  
316  
318  
320  
322  
324  
326  
328  
330  
332  
334  
336  
338  
340  
342  
344  
346  
348  
350  
352  
354  
356  
358  
360  
362  
364  
366  
368  
370  
372  
374  
376  
378  
380  
382  
384  
386  
388  
390  
392  
394  
396  
398  
400  
402  
404  
406  
408  
410  
412  
414  
416  
418  
420  
422  
424  
426  
428  
430  
432  
434  
436  
438  
440  
442  
444  
446  
448  
450  
452  
454  
456  
458  
460  
462  
464  
466  
468  
470  
472  
474  
476  
478  
480  
482  
484  
486  
488  
490  
492  
494  
496  
498  
500  
502  
504  
506  
508  
510  
512  
514  
516  
518  
520  
522  
524  
526  
528  
530  
532  
534  
536  
538  
540  
542  
544  
546  
548  
550  
552  
554  
556  
558  
560  
562  
564  
566  
568  
570  
572  
574  
576  
578  
580  
582  
584  
586  
588  
590  
592  
594  
596  
598  
600  
602  
604  
606  
608  
610  
612  
614  
616  
618  
620  
622  
624  
626  
628  
630  
632  
634  
636  
638  
640  
642  
644  
646  
648  
650  
652  
654  
656  
658  
660  
662  
664  
666  
668  
670  
672  
674  
676  
678  
680  
682  
684  
686  
688  
690  
692  
694  
696  
698  
700  
702  
704  
706  
708  
710  
712  
714  
716  
718  
720  
722  
724  
726  
728  
730  
732  
734  
736  
738  
740  
742  
744  
746  
748  
750  
752  
754  
756  
758  
760  
762  
764  
766  
768  
770  
772  
774  
776  
778  
780  
782  
784  
786  
788  
790  
792  
794  
796  
798  
800  
802  
804  
806  
808  
810  
812  
814  
816  
818  
820  
822  
824  
826  
828  
830  
832  
834  
836  
838  
840  
842  
844  
846  
848  
850  
852  
854  
856  
858  
860  
862  
864  
866  
868  
870  
872  
874  
876  
878  
880  
882  
884  
886  
888  
890  
892  
894  
896  
898  
900  
902  
904  
906  
908  
910  
912  
914  
916  
918  
920  
922  
924  
926  
928  
930  
932  
934  
936  
938  
940  
942  
944  
946  
948  
950  
952  
954  
956  
958  
960  
962  
964  
966  
968  
970  
972  
974  
976  
978  
980  
982  
984  
986  
988  
990  
992  
994  
996  
998  
1000

210

Fig. 15








FIG 16




FIG. 17

FIG. 18

